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We have fabricated and characterized a field-effect transistor in which an electric field is ap-
plied through an encapsulated vacuum cavity and induces a two-dimensional electron system on a
hydrogen-passivated Si(111) surface. This vacuum cavity preserves the ambient sensitive surface
and is created via room temperature contact bonding of two Si substrates. Hall measurements are
made on the H-Si(111) surface prepared in aqueous ammonium fluoride solution. We obtain electron
densities up to 6.5× 1011 cm−2 and peak mobilities of ∼ 8000 cm2/V s at 4.2 K.
PACS numbers:
Electron inversion or accumulation layers on a low dis-
order semiconductor surface can potentially be a new
high quality two-dimensional electron system (2-DES)
and could present a new technique in the development
of atomic-scale electronic devices, where electrons are
coupled to single atoms and molecules positioned on the
surface. However, creating a 2-DES on a semiconductor
surface is non-trivial due to the usual presence of dan-
gling bonds and surface contamination. Such disorder
creates surface states (within the semiconductor’s band
gap) which may trap charge carriers. An ideal surface
would be clean of contamination and have all its dan-
gling bonds passivated.
Initial studies[1, 2] of Si(111) surfaces chemically
treated with hydrofluoric acid (HF) established nearly
ideal electronic properties: these surfaces exhibit both
low surface-recombination velocity and low surface state
densities (≤ 1010 cm−2)[1]. Subsequent infrared absorp-
tion measurements[2, 3] showed that the dangling bonds
on the Si surface are passivated by hydrogen. It was also
discovered that buffering HF with ammonium fluoride
(NH4F) produces a more anisotropic Si etchant, where
the (111) planes etch more slowly than other crystallo-
graphic planes. The Si(111) surface is thus unique in that
such a simple wet chemical treatment can produce an
ideal H-passivated Si surface which is atomically flat and
defect free[3]. In addition, the H-Si(100) surface has been
utilized recently as a resist for controlling the placement
of individual atoms[4, 5]. Unfortunately H-passivated
surfaces are sensitive to ambient conditions (oxidizes ∼
hours) and elevated temperatures (T ≥ 300◦C). Hence,
previous measurements[1, 2, 6] on H-Si surfaces have
been constrained to controlled environments, and to date
this surface has not been incorporated into practical de-
vices. However, preservation of the H-passivated surface
has been demonstrated by contact bonding two H-Si(111)
substrates together at room temperature[7]. In this let-
ter we describe the fabrication of a H-passivated Si field
effect transistor (FET) which allows a 2-DES to be gated
on a H-Si(111) surface through an encapsulated vacuum
cavity, and we report the first electron transport mea-
surements on H-Si(111) surfaces at 4.2 K.
Fabrication of the device begins with two individual
Si substrates (∼ 1 cm2), each having a distinct func-
tion. One is the H-passivated Si(111) substrate with
source and drain contacts (Fig. 1a). It is at this sur-
face where the 2-DES will be created. The other is a
silicon-on-insulator (SOI) substrate which acts as the “re-
mote gate” (Fig. 1b), where an electric field can be con-
trolled within an etched cavity. These two substrates are
contact-bonded in vacuum, and they adhere to one an-
other due to local van der Waals forces between the two
mating surfaces. Successful bonding requires these sur-
faces to be flat and clean of particle contamination before
contact[8]. The bonding not only creates the FET, where
the “remote gate” can induce electrons on the H-Si(111)
surface, but also encapsulates the air sensitive surface in
a vacuum cavity (Fig. 1c).
The H-passivated Si surface is fabricated on a 16 mm
× 7 mm p-type Si(111) substrate (FZ, ρ ∼ 200 Ω cm, ≤
0.2◦ miscut). First, a 5 µm deep Si mesa is dry-etched
around the edges of the sample (Fig. 1a & Fig. 2b) along
with alignment marks via reactive ion etching (RIE).
This mesa prevents particles from accumulating on the
surface while handling the substrate and ensures a clean
edge for bonding. Next, a sacrificial SiO2 layer (∼ 300
A˚) is thermally grown on top of the Si(111) substrate for
ion implantation. Photoresist is applied and patterned to
expose four contact regions where 50 keV P ions (dose of
4.5 × 1014 cm−2) are implanted through the SiO2. The
implantation is activated by a 30 min 950◦C anneal in
dry N2. Since the oxidation and etch rates of Si depend
strongly on the doping level, these implantation and an-
nealing parameters are optimized in such a way as to min-
imize surface topography differences around the edges of
the implanted regions and at the same time maintain a
contact resistance (ρ ∼ 100 Ω/ at T = 4.2 K) which is
still metallic. As shown in Fig. 2d, each of the four n+
contacts approaches a corner of a 1 mm wide square at
the center of the Si(111) substrate in order to facilitate
Van der Pauw measurements.
Fabrication of the “remote gate” starts with a 8 mm
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FIG. 1: Schematic cross-section of the Si(111) and SOI sub-
strates before and after bonding. (a) The H-Si(111) substrate
has a mesa etched around the edges and n+ contact regions
made through P implantation. (b) Within the SOI substrate,
the gate and shield layers are created by a double B implan-
tation which are represented by the two p+ doped Si layers.
RIE is then used to etch a mesa and a cavity. (c) A H-Si(111)
FET, where both substrates ((a) & (b)) are contact-bonded
in vacuum. The blue arrows depict the electric field produced
by the gate which is terminated at the shield layer except
inside the vacuum cavity, where it induces a 2-DES on the
H-Si(111) surface.
× 12 mm p-type SOI substrate (SOITEC UNIBOND),
which consists of 3400 A˚ thick p-Si(100) (FZ, ρ > 2000
Ω cm) on top of a 4000 A˚ thick insulating SiO2 film.
First, two conducting layers are created by B implan-
tation in both silicon layers within the SOI: 250 keV at
4×1014 cm−2 and 100 keV at 2×1014 cm−2. As shown in
Fig. 1b, these degenerately p+ doped Si layers form the
gate and shield respectively. The purpose of the shield
is to restrict the action (electric field) of the gate to a
well defined region exposed by an etched cavity within
the SOI (Fig. 1c). The B dopants are annealed at 950◦C
for 30 min in dry O2, which adds a 250 A˚ SiO2 layer on
top of the SOI. This SiO2 layer electrically isolates the
shield from the n+ contacts on the H-Si(111) substrate.
The SOI substrate then goes through a series of three
lithography steps using RIE. A mesa is defined around
the edges of the substrate by etching away the top SiO2
and Si layer of the SOI. Contacts to the shield layer are
then exposed by etching ∼ 2700 A˚ of p-Si. Lastly, a 2×2
mm2 cavity (depth ∼ 7600 A˚) at the center of the SOI
substrate is etched to the gate layer (Fig. 1b & Fig. 2a).
Before bonding, both Si(111) and SOI substrates are
cleaned of particles and organic contamination. The sac-
rificial SiO2 film on top of the Si(111) substrate is re-
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FIG. 2: Diagram showing the assembly of an encapsulated
vacuum H-Si(111) FET. (a) The SOI substrate has a mesa,
shield contacts, and a cavity etched via RIE. (b) The H-
Si(111) substrate with its mesa and four n+ contacts. (c)
Shows the H-Si(111) substrate (b) flipped over and bonded
to the SOI. The conducting regions are then soldered with In
and Au wires. (d) Top view of (c) the bonded H-Si(111) FET,
where the H-Si(111) substrate is drawn to be transparent in
order to show the alignment of the n+ contacts with respect
to the cavity.
moved in 10% HF and then the surface is H-passivated
by immersion in a N2 sparged (40%) NH4F aqueous
solution[9] for 4 min.
Since the flatness of the H-Si(111) and SOI surfaces
is critical for bonding and encapsulating the H-Si(111),
both mating surfaces were investigated through (ex situ)
atomic force microscopy (AFM). The inset of Fig. 3
shows an AFM image of a H-Si(111) surface prepared
in N2-sparged NH4F solution, where the atomic step
widths agree with the wafer miscut angle. The aver-
age rms roughness of the H-Si(111) surface is 1.5 A˚ and
the SiO2 surface (on the SOI) is ≤ 2 A˚. Although the
micro-roughness of these surfaces makes them suitable
for bonding[8], fabricating an atomically flat H-Si(111)
surface with electrical contacts (Fig. 1a) is non-trivial
due to inherent surface height differences between the n+
contact regions and the surrounding p-type Si(111). Our
implantation and NH4F etching parameters have mini-
mized such height differences to ≤ 5A˚.
Within ∼ 5 min of preparing the H-Si(111) surface,
both substrates are placed in vacuum of a base pressure
of ≤ 10−6 Torr. They are then contacted at room tem-
perature, and visual confirmation of the bonding is made
through an infrared camera (similar to Fig. 2d). The
bond is then tempered in vacuum at 100◦C for ∼ 12
hours.
After tempering the bond, the encapsulated H-Si(111)
FET is characterized by Hall mobility and density mea-
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FIG. 3: Hall measurements of the electron density and mobil-
ity vs. gate voltage at 4.2 K. The red dashed line is a linear
fit of the data. Inset: AFM image of a 2 × 2 µm2 H-Si(111)
surface after 4 min in N2 sparged 40% NH4F solution.
surements at 4.2 K using standard Van der Pauw tech-
niques. Contacts to the shield layer are grounded
throughout the measurements. Hall data from a repre-
sentative H-Si(111) FET, shown in Fig. 3, follows theo-
retical predictions[10] of a parallel-plate capacitor where
the electron density on the H-Si(111) surface is linearly
dependent on the gate voltage. From the linear fit shown
in Fig. 3, the dielectric of the cavity is calculated to
be within 5% of the expected value for a vacuum cav-
ity with our dimensions. Due to the device architecture,
the maximum electron density which can be induced on
the H-Si(111) surface is limited by the dielectric break-
down voltage of the 4000 A˚ SiO2 layer within the SOI.
This breakdown voltage can be as high as 130 V, but the
device in Fig. 3 has a peak density of ∼ 6.5× 1011 cm−2
at 100 V.
Because inversion layers in Si are thin (∼ 100 A˚), the
electron mobility is sensitive to scattering associated with
the surface[10] and thus provides a simple tool for an-
alyzing the quality of our prepared H-Si(111) surfaces.
The peak electron mobility on our H-Si(111) surface is
∼ 8000 cm2/V s at 4.2 K (Fig. 3). Compared to pre-
vious peak electron mobility measurements in Si(111)
metal oxide semiconductor (MOS) FETs (∼ 2500 cm2/V
s)[11, 12], this is the highest electron mobility recorded
on a Si(111) surface. In conjunction with the high mobil-
ity, the threshold of this device is 15 V, which indicates
that the number of trapped electrons is ∼ 1011 cm−2 at
4.2 K. If we assume these are due to surface states aris-
ing from dangling bonds on the Si(111) surface, then it
demonstrates that our chemically prepared surfaces (in
a cleanroom environment) remain H-passivated during
measurements. It is also interesting to note that the mo-
bility is linear with density above 3.5× 1011 cm−2.
In summary, we have presented a new technique for
gating air sensitive surfaces or materials through an en-
capsulated vacuum cavity. Utilizing vacuum as a gate
dielectric, we have fabricated a 2-DES on a H-Si(111)
surface which exhibits higher mobilities than previous
Si(111) MOSFETs. Further electron transport measure-
ments on such H-Si FETs can potentially make impor-
tant contributions to 2-D physics. In addition, this ex-
perimental technique has potential toward the develop-
ment of atomic-scale electronic devices, where electrons
are coupled to specific molecules or single atoms posi-
tioned on the hydrogen-passivated Si surface
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